The quality of interfaces and surfaces is crucial for the performance of nanoscale devices. A pertinent example is the close tie between current progress in gate-tunable and topological superconductivity using semiconductor/superconductor electronic devices and the hard proximity-induced superconducting gap obtained from epitaxial indium arsenide/aluminium heterostructures. Fabrication of devices requires selective etch processes; these only exist for InAs/Al hybrids, which precludes the use of other, potentially better material combinations in functional devices. We present a crystal growth platform based on three-dimensional structuring of growth substrates for synthesising semiconductor nanowires with in-situ patterned superconductor shells, which enables independent choice of material by eliminating etching. We realise and characterise all the most frequently used architectures in superconducting hybrid devices, finding increased yield and electrostatic stability compared to etched devices, along with evidence of ballistic superconductivity. In addition to aluminium, we present hybrid devices based on tantalum, niobium and vanadium.
The quality of interfaces and surfaces is crucial for the performance of nanoscale devices. A pertinent example is the close tie between current progress in gate-tunable and topological superconductivity using semiconductor/superconductor electronic devices and the hard proximity-induced superconducting gap obtained from epitaxial indium arsenide/aluminium heterostructures. Fabrication of devices requires selective etch processes; these only exist for InAs/Al hybrids, which precludes the use of other, potentially better material combinations in functional devices. We present a crystal growth platform based on three-dimensional structuring of growth substrates for synthesising semiconductor nanowires with in-situ patterned superconductor shells, which enables independent choice of material by eliminating etching. We realise and characterise all the most frequently used architectures in superconducting hybrid devices, finding increased yield and electrostatic stability compared to etched devices, along with evidence of ballistic superconductivity. In addition to aluminium, we present hybrid devices based on tantalum, niobium and vanadium.
One dimensional semiconductor (SE) nanowires (NWs) proximity coupled to superconductors (SU) have attracted considerable attention from the condensed matter community since the prediction 1,2 and observation of Majorana zero-modes [3] [4] [5] , which have been proposed as a basis for topologically protected quantum information processors 6, 7 . To ensure topological protection, methods for growing disorder-free 'hard-gap' SE/SU epitaxial hybrids were developed [8] [9] [10] . These materials utilise bottom-up crystal growth of InAs nanowires with uniform epitaxial aluminium coatings, an approach which has been extended to high mobility two-dimensional systems 11, 12 and selective area grown networks 13, 14 . The success of epitaxial InAs/Al hybrids lies in the ability to realise important device classes such as normal metal spectroscopic devices, 5, 9, 11, 12 Josephson Junctions [15] [16] [17] [18] for gate-controlled transmon qubits 19, 20 , and superconducting Majorana islands [21] [22] [23] , using top-down processing to selectively remove the Al. A limitation of this method is that relying on post-process etching inherently limits materials choice. For instance, despite strong incentives to utilise technologically important superconductors such as Nb 24 and NbTiN 25 -which exhibit higher transition temperatures, critical magnetic fields and superconducting energy gaps -selectively removing Nb from InAs remains an unsolved problem. Similarly, InSb is an attractive semiconductor due to its high mobility, g-factor and strong spin-orbit coupling [25] [26] [27] [28] . Yet, selectively removing even aluminum from InSb without damage is impossible with known methods. Thus, most potential improvements in epitaxial SE/SU technology are predicated on developing a materials-independent method for device fabrication. An attractive approach to eliminate etching is to employ an in-situ 'shadow approach' to mask specific segments along the NW from superconductor growth. Initial progress was demonstrated in Refs. 29,30 where deterministically positioned nanowires were shadowed by adjacent nanowires. This approach, however, requires accurate control of relative NW positions and growth directions. Further, the range of the possible device geometries is limited since the nanowires create only narrow gaps in the SU coating.
Here, we demonstrate a flexible platform for growing device-ready hybrids in numerous geometries. We combine pre-growth fabrication of shadow structures directly on NW growth substrates with precise positioning of NW growth sites and full in-situ control of the orientation of superconductor flux. The shadow lithography platform is independent of materials choice (SU,SE) and we demonstrate simultaneous growth of the most important hybrid device architectures using aluminium, niobium, tantalum and vanadium 31 . Eliminating post-process chemical etching increased spectroscopic device yield (5 out of 5 for Al and Ta devices), enabled ballistic superconductivity in Nb devices, and enhanced electrostatic stability by an order of magnitude in Majorana island devices. Very high yield and large-range, hysteresis-free device operation are crucial metrics for future advanced circuitry incorporating a large number of hybrid elements. Finally, we show that the platform is compatible with both halfshell and full-shell hybrid geometries and allows for functional devices to be encapsulated in-situ with passivating dielectrics, thus protecting sensitive elements. While the focus here is on semiconductor/superconductor hy- brids, shadow lithography is equally applicable for other nanoscale optical or electronic devices 32, 33 where pristine surfaces and interfaces are key. To ensure a pristine interface, the sample remains under ultra-high vacuum (< 10 −8 Torr) between nanowire growth and superconductor deposition 8, 10, 11, 24, 31 . In the simplest, single deposition case, the superconductor coats 2 or 3 of the 6 nanowire facets -i.e. a half-shell coating -except for regions shadowed by the bridge. This breaks the NW into a sequence of SU segments separated by bare SE. The length and number of segments are con-trolled by θ and the projected bridge design (Supplementary Section 2). Additional possibilities using multiple depositions, angles and/or materials are demonstrated below ( Figure 5 ). Figures 1e-g show scanning electron micrographs (SEMs) of bridge designs for producing the four most important hybrid device geometries. Halfshadowed nanowires (Fig. 1d ) are the canonical design for tunnel-spectroscopy characterisation of the (sub)gap properties of hybrids 3, 5, 9, 28 . They are obtained by shadowing the entire lower section of the NW with a wide bridge. A single, narrow bridge ( Fig. 1e ) produces a gate-tunable Josephson junction 34 , the component at the heart of gatemon/Andreev qubits [15] [16] [17] [18] [19] [20] . Double and triple bridges ( Fig. 1f ,g) produce hybrids with single 21, 35, 36 and double 22 Majorana island geometries, respectively, which are the building blocks of topological quantum computation schemes 7, 37 . In summary, the shadow lithography platform enables materials independent, wafer-scale, parallel synthesis of device-ready hybrids, in many different geometries.
PATTERNING AND STRUCTURAL CHARACTERISATION OF SU FILMS
The SU and SE feature sizes are largely defined by shadow lithography mask, although evaporation chamber geometry and material diffusion 8 become important when high precision is required. In particular, the finite evaporation source size and the distances between nanowire, mask and source generate 'tail regions' between fully covered and fully shadowed segments (Supplementary Section 2). The expected tail length is l t = 100 − 200 nm for our mask/chamber dimensions. To characterise this, Figure 2 shows SEM and transmission electron micrographs (TEMs) of InAs hybrids with Al, Ta and Nb shells. Depositions were performed using e-beam evaporation at room temperature except for Al where T ∼ −150 • C (see Methods), with thicknesses t Al = 8 nm, t Nb = 40 nm, t Ta = 20 nm (left and middle panel) and t Ta = 5 nm (right panel). Fig. 2 middle panels show typical l t = 65 − 120 nm for Nb/Ta and l t < 60 nm for Al. The smaller l t compared to the geometric estimation suggests that material diffusion acts to shorten l t . The enhanced diffusion and associated shorter l t for Al is expected from the lower heat of vaporisation; ∆H Al vap ∼ 300 kJ/mol, c.f. ∆H Ta,Nb vap ∼ 700 kJ/mol 8, 31 . Note that these effects can be compensated for by, e.g., altering mask design and nanowire position, using a smaller deposition source or collimator, and/or double angle evaporation (Supplementary Section 2).
The semiconductor/superconductor interface is crucial for determining the quality of the induced superconducting gap 8, 9 and the rightmost panels in Fig. 2 show high resolution TEM of each interface. All interfaces were uniform, with clear semiconductor termination and no interface oxides/contamination. Al/InAs exhibited an epitaxial relation, with the Al 111 out-of-plane orien- tation. This confirms that shadowed interfaces and ebeam deposited Al retain the high quality and structure of MBE-grown hybrids 8, 24 . The Ta and Nb films were amorphous/nanocrystalline with a columnar morphology related the deposition angle, as previously observed for Nb 24 (Supplementary Section 3). Reliable characterisation of nanocrystalline/amorphous films is challenging due to overlapping signals from randomly oriented grains. However, by imaging a thin (5 nm) Ta film, randomly oriented grains with diameter 2 − 5 nm can be resolved. Similar structuring was found for Nb depositions with substrate temperature T ∼ −150 • C. based hybrids. We present in Fig. 3 results of tunnelspectroscopy measurements utilising half-shadowed hybrids ( Fig. 1d ). The exposed SE segment was contacted by a normal metal (Ti/Au) and electrostatic gates were used to induce a quantum dot (QD) or quantum point contact (QPC) tunnel barrier between the Ti/Au and proximitised region 3, 5, 9, 11, 39 . The differential conductance, G = dI/dV sd , in the tunneling regime is proportional to the hybrid density of states as shown in Fig. 3b for Al/InAs. A hard superconducting gap is seen for all V g with coherence peaks at V sd = ±∆/e = ±0.25 mV, highlighted by the line trace at V g = −9.195 V. The gap hardness G N /G S (where G S = G(V sd = 0 mV) and G N is the out-of-gap conductance G(V sd = −0.4 mV)) was ∼ 75 throughout the studied V g range, with a peak value of 350 (Supplementary Section 5). This is the highest reported figure in a SE/SU hybrid, confirming the high quality of the interface. Figure 3c shows the evolution in parallel magnetic field, B , with V g fixed at the position of the line trace of Fig. 3b . The gap closes at critical field B C ∼ 2 T; consistent with the thin (8 nm), flat, epitaxial film 5 . Coalescing bound states which stick to zero energy for B > 1.3 T are also observed -highlighted by the line trace taken with B = 1.5 T -resembling the topological zero modes reported previously 3, 5 . A detailed analysis of zero-modes is outside the scope of this article; the magnetic field-compatibility and effective g-factor = 6.5 38 highlight rather the potential of the shadow hybrids for studying the topological regime.
In total, we fabricated five Al/InAs tunnel devices, A1-A5, and logarithmic line traces of normalised conductance G/G N vs V sd at fixed V g are shown in Fig. 3d . All five devices exhibited similar behaviour and a hard superconducting gap, with G N /G S = 50 − 100. Devices A2-A4 feature multiple peaks below the coherence peaks at ∆ due to bound states ( Supplementary Section 6) . Overall, the results confirm the high quality of the Al/InAs hybrids synthesised using shadow lithography and the device yield (5 out of 5) compares favourably with conventional device processing using wet etching (Supplementary Section 4).
Turning to devices grown with Ta and Nb, all five Ta/InAs devices also exhibited induced superconductivity (Fig 3e) . Devices T1-T4 showed hard gaps with values G N /G S = 50-100, persisting over a wide V g range (Supplementary Section 6), similar to Al/InAs hybrids. T5 showed a lower hardness of ∼ 10. Since the Ta is nanocrystalline/amorphous (Fig. 2b) these results show that the atomic registry of epitaxial interfaces is not a prerequisite for hard gap superconductivity. Rather, an impurity-free, uniform interface is sufficient. The values for ∆ Ta = 0.13 meV and corresponding T Ta C = 0.7 K are consistent with bulk films of matching thickness, 20 nm (Supplementary Section 7) 40 . The Ta/InAs out-of-plane critical field B Ta C⊥ ∼ 3.5 T (Supplementary Section 7) is significantly higher than for Al/InAs B Al C⊥ ∼ 100 mT with similar dimensions, potentially making the Ta/InAs hybrids attractive for studies of topological superconductivity.
The technological importance of niobium basedsuperconductors -owing to their high T C ∼ 9 K and high critical magnetic fields -has motivated efforts to incorporate them in ex-situ fabricated hybrid nano-devices 3, 12, 25, 26, 41 . Shadow lithography enables insitu Nb/InAs devices previously impossible due to lack of selective process techniques. Figs 3f,g present lowtemperature spectroscopic results. Upon increasing V g , the conductance for V sd = 0.5 mV > ∆ increases in steps of 0.7 × 2e 2 /h and shows a doubling at the plateaus for V sd = 0. This is consistent with a near ballistic junction and near perfect transmission at the contacts 11, 26, 27, 42 . In the tunnelling regime, V g ≤ −12.5 V, conductance suppression is clearly observed for eV sd < |∆| ∼ 0.2 meV in Fig. 3g , albeit with relatively low hardness (G N /G S ∼ 3). Considering the near ballistic device characteristic, high contact transmission, and given the excellent gap hardness achieved in Al/InAs and Ta/InAs shadow devices, it is unlikely the soft superconducting gap for our in-situ Nb/InAs hybrid was caused by contaminated or process-damaged interfaces. Rather, native oxides at the Nb surface could provide an explanation. Nb oxides can be superconducting with lower T C ∼ 2 K, metallic, or magnetic 43, 44 ; each of these effects leads to soft-gap superconductivity in thin niobium films. Using in-situ surface passivation of Nb hybrids would likely provide insights into how the surface impacts gap properties (see Fig. 5a ). To summarise, the main result of Fig. 3 is the demonstration of high-quality hybrid devices with arbitrary choice of SU and SE.
STABILITY OF IN-SITU MAJORANA ISLAND DEVICES
While tunnel spectroscopy devices are the essential tool for characterising induced superconductivity, the elemental building block in most topological quantum computing architectures are 'Majorana islands' 7,37 , consisting of a finite length hybrid segment retaining a charging energy E C . Single 21 and double 22 island geometries with arbitrary superconductors are realised using a shadow lithography pattern of two or three bridges as shown in Fig. 1f ,g. The bridge separation(s) and widths determine the lengths of the hybrid segments (∝ E C ) and of the exposed nanowire segments, respectively. Figure 4a shows a typical Al-based shadow patterned device measured to compare the performance with conventional etched devices. The gate potentials V g and V sg1,sg2 control the charge on the island and its tunnel coupling to the Ti/Au leads. 21, 23, 35, 36 . For E C < ∆ and in the absence of quasi-particles or sub-gap states, charge is added in units of 2e (Cooper pairs). Figure 4b , shows G vs. V sd and V g exhibiting 2e-periodic Coulomb diamonds corresponding to a charging energy 2E C ∼ 130 µeV (dashed lines). Quasi-particle 1e periodic charging is seen for |eV sd | > ∆ ∼ 180 µeV (solid lines) 21, 35 . Figure 4c shows the temperature dependence of the low-bias V ginduced charging. The 2e periodic state persists up to T ∼ 250 − 300 mK where a transition to 1e periodicity occurs due to thermal excitation of quasi-particles. This temperature is set by ∆ and the volume of the superconductor and is comparable to that observed in etched devices 14, 23, 35 .
A reproducible and quiet electrostatic platform is crucial for charge-based topological devices as environmental charge fluctuations and noise couple both to the island charge and tunnel couplings through the semiconductor and constitute a direct source of qubit decoherence 45, 46 . Furthermore, with increasing complexity of topological Majorana circuits, fine-tuning in a multi-dimensional space of cross-coupled parameters is required, and stability and reprocucibility become a key concern. In conventional etched devices, the stable operation range is typically limited to 20 consecutive charge states 14, 21, 23, 35, 36 , as uncontrolled discrete charging of nearby impurity sites lead to random switches of the island charge/parity. The shadow device exhibits an increase of this range by at least an order of magnitude consistent with a cleaner electrostatic environment due to the obviation of processing. This is demonstrated in Fig. 4d , showing the stable evolution of 182(364) consecutive 2e(1e) charge states accessed by continuously sweeping V g and an interleaved step-wise increase of B . The island is superconducting in this field range, and the bifurcation of the spectrum at B ∼ 200 mT is caused by the appearance of a bound state below the gap, as previously analysed 14, 21, 36 . In addition to a topological transi-tion, various trivial effects can lead to a 2e−1e-transition in B with distinct behavior of peak spacing and amplitude modulation 14, 21, 36 . For example, Figs 4e-g show zooms of three regions of panel Fig. 4d exhibiting strikingly different behaviors. Figure 4e features 1e-spacings independent of B , in Fig. 4f the peaks spacing and amplitude are modulated by B 47 , while in the range of Fig. 4h , a 2e-2e transition occurs with a parity change 36 . The behaviour of Fig. 4f is consistent with a topolog- ical transition 14, 21, 22, 36, 47, 48 , however, a detailed study is outside the scope of this work and will be presented elsewhere. Rather, the important point here is that the shadow platform greatly enhances the range of hysteresisfree, stable device operation which facilitates the simultaneous study of different behaviours. Increasing the stable measurement range also provides new information by allowing identification of slowly varying features such as for example, the V g -dependence of the 2e-1e transitions which may be linked to gate-dependent g-factor of the bound state 38 or related to weakly coupled bound-states localised in the leads 39 . The potential for increased understanding of device features and large range stability may thus enable reliable, rapid identification of the topological regime. In addition, stable, non-hysteretic navi-gation in parameter space is a prerequisite for employing automatic tuning and operation procedures, essential for operation of complex quantum devices in the future 49 .
Just as the Majorana island is the basic component for topological architectures, gate-tunable Josephson junctions (JJs) constitute the elementary component of superconducting 'gatemon' 19, 20 and Andreev qubit devices [15] [16] [17] [18] . Electrostatic stability is also critical here for qubit decoherence and tuning 20 . In situ JJ devices are grown using single-bridge shadows (Fig. 1e ) and lowtemperature characterisation is presented in Supplementary Section 8 demonstrating quiet operation and gatetunable critical currents ∼ 10 nA, consistent with previous devices 15, 16, 19 .
ADVANCED ARCHITECTURES
Having demonstrated the use of shadow lithography to realise the most important hybrid device geometries we now discuss further extensions and the flexibility of the method. Firstly, Fig. 5a illustrates how steep angle depositions under rotation enable in-situ conformal dielectric coatings protecting sensitive interfaces, contacts, and surfaces during subsequent device processing. A second extension, illustrated in Fig. 5b , employs consecutive shadow depositions from different angles to realise a complete in-situ junction with non-identical contact elements. Such structures thus produce both lateral and axial hybrid devices incorporating, e.g., normal metal, superconducting and/or magnetic elements with pristine epitaxial interfaces. Such double-angle deposition also enables JJ devices with arbitrarily short junction length as demonstrated in Fig. 5c for a vanadium based hybrid 31 made by two depositions from different angles θ 1 = 16 • , θ 2 = 17 • . Conveniently, the semiconductor segment length l SE depends not only the angles θ 1 and θ 2 , but also the separation S between the bridge and nanowire. Increasing S from 9 µm to 17 µm reduced l SE from ∼ 400 nm to ∼ 40 nm.
An important feature of our shadow lithography platform is the straight-forward generalisation to full-shell geometries, achieved by radially copying the bridge design and depositing the coating from corresponding angles around the nanowire. Figure 5d shows an example full-shell JJ 48 , and the other geometries from Fig. 1 can be implemented following the same strategy. Deposition of different materials from the various directions further increases the possible functionality. Shadow lithography also applies to planar structures such as selective area grown nanostructures 13, 14, 50 or vapour-liquid-solid nanowires grown parallel to the substrate 29 (Supplementary Section 9). Finally, we discuss the potential for large scale fabrication using vertical device structures in Supplementary Section 10.
CONCLUSION
In-situ grown superconductor/semiconductor hybrid devices form the backbone of electronic implementations of quantum information ranging from topological qubits, gatable transmon devices and Andreev quantum dots. The shadow lithography platform removes previous restrictions on the possible material combinations, and obviates the most potentially damaging fabrication steps, thus providing a clear enhancement of device quality and functionality. Beyond these applications, electrical contact quality, reproducibility and surface disorder play an pivotal role in nearly all nanoscale devices 32, 33 and thus shadow lithography holds the potential to strongly impact also conventional electronics, sensor-applications and optoelectronic devices 32, 33 .
METHODS

Fabrication of the shadow lithography platform.
The platform is based on InAs (111)B-oriented substrates, capped with a 100-150 nm thick SiOx layer grown by plasma-enhanced chemical vapor deposition. The fabrication procedure is illustrated schematically in Supplementary Figure 1 . The bridges were formed by two sequential wet etching steps using a single photolithographically defined resist mask (photoresist AZ1505), with the custom pattern exposed using a Heidelberg µPG501 LED writer. Etching the SiOx using buffered hydroflouric acid (6% in H 2 O at room temperature) leaves strips of oxide in the desired bridge pattern, with typical length L ∼ 10 µm and widths in the range W = 400 nm -2 µm. The resist was removed and the InAs was subsequently etched using a 37:23:12 solution of The result is SiOx bridges suspended above the etched InAs surface (Fig. 1a) . The process is highly reproducible and robust on a wafer scale ( Supplementary Figure 2) . Other potential materials combinations for realising antimonide, nitride, silicon, etc nanowires are suggested in Supplementary Section 1. Electron beam lithography (PMMA A4.5 and EL13 resist stack) and e-beam deposition of Au were used to define the catalyst particles for nanowire growth. The platform is naturally compatible with multiple catalyst particles per bridge, and methods for randomly defining catalyst position. Note that fabricating the bridges requires merely a single photolithography step; the complex structures are obtained via relatively simple processing.
Nanowire hybrid growth. InAs nanowires were grown via the Au-catalyst assisted vapour-liquid-solid mechanism in a solid-source Varian GEN-II MBE system using a two-step protocol. In the first step, nanowires were grown vertically along the (111)B direction, using As 4 cracker temperature 500 • C, substrate thermocouple temperature of 447 • C and V/III flux ratio ∼ 10. A growth time of 80 mins resulted in 5 − 8 µm-long nanowires. The second step involved growth at reduced substrate thermocouple temperature (350 • C) and increased As cracker temperature (800 • C) for 10 mins. These conditions promote radial overgrowth and flatter nanowire facets, optimal for subsequent superconductor/metal deposition.
After InAs growth, the substrate was transferred under ultra high vacuum to a metal evaporation chamber, with a freely rotatable sample holder that can be cooled to a thermocouple temperature of approx. −150 • C using liquid nitrogen. The low temperature is used to decrease the size and pitch between the initial critical clusters which promotes a continuous and flat film morphology 8 . It also suppresses the potential for parasitic material to settle outside the shadow-mask defined regions, which may occur in particular for Al depositions at higher temperatures. The superconductor layers (Al, Ta, Nb, V) were deposited using e-beam evaporation at a fixed angle to align with the shadow mask design. The nanowires grow with type-I, {1100} facets and the shadow mask design is oriented such that the superconductor/metal deposition coats either 2 or 3 of the nanowire facets, as desired.
Electron microscopy. SEM characterisation of the substrates, as-grown nanowires and finished devices was carried out in a JEOL 7800F using acceleration voltage V acc = 5 − 10 kV. For TEM characterisation, nanowires were transferred from the growth substrate to a carbon membrane grid using a micromanipulator under an optical microscope. TEM micrographs were obtained using either a Philips CM20 (Fig. 2 , center panels) with V acc = 200 kV, a FEI Titan Analytical 80-300ST featuring a monochromator and V acc = 300 kV ( Fig. 2a , right panel) or a Phillips 3000F with V acc = 300 kV (Figs. 2b,c, right panels). Nanowires were oriented with the beam parallel to an InAs facet ( 2110 zone-axis).
Device fabrication and measurement. Nanowires were transferred from the growth substrate to prepatterned device substrates using a micromanipulator under an optical microscope. Ti/Au contacts and side gates were defined simultaneously using electron beam lithography and e-beam deposition. Ar + -ion milling was used immediately prior to contact deposition to remove native InAs oxide and ensure ohmic contact to the nanowire. Electron transport measurements were conducted in an Oxford Triton dilution refrigerator with a base temperature ∼ 20 mK and a 6-1-1 T vector magnet. All measurements used standard low frequency (∼ 200 Hz) lock-in techniques to measure differential conductance. For the island device in Figure 4 , the cross-coupling of V g to the tunnel barrier segments was compensated by sweeping V sg1,sg2 simultaneously with V g using experimentally determined proportionality factors. Note the small offsets in Figs 4d-g between measurements at successive V g vanish when measuring within a smaller gate range, as in Figs 4b,c. All electrical data throughout this work are presented 'raw', without any corrections for switching events.
